I. INTRODUCTION
The field effect transistor is a semiconductor device which depends for its operation on the control of current by an electric field. Its operation is based on the flow of majority carriers only. It is therefore a unipolar device. There are two types of field effect transistors the junction field effect transistor (JFET) and the insulated gate field effect transistor (IGFET) which is more commonly called the metal oxide semiconductor FET (MOSFET).
The importance of the FET is a consequence of its properties. The first is its physical size; the MOSFET is so small compared to the BJT that it occupies only 20 to 30 per cent of the chip area taken up by a BJT. Thus MOSFETs can be packed quite densely on an IC chip and they are widely used for large scale integration (LSI). The second property is their extremely high input resistance. This means that the time constant of the input circuit is long enough to enable the charge stored on the small capacitance to remain sufficiently long for the device to be useful as a storage element in digital circuits. Another important property is that over a portion of their operating range they act like voltage controlled resistance elements and occupy much less area on the chip than the corresponding IC resistor. Also, MOSFETs can dissipate high power and switch large current is several nanoseconds; this enables the FET to be used as a high frequency high power switch.
Simple classical or regional approximation models and a completely numerical model are some of the options available for analysing the behaviour of semi V2 n -p + NA (4) =0 (5) n exp( On)
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We must also determine appropriate boundary conditions for the device of Figure 1 . Using the labelling of this figure, we have: On the contacts the applied voltage is known. Since the space charge density is zero, the quasi-Fermi potentials can be determined. Therefore, (i+ 1 The model can be modified to include the effect of a tapered recessed oxide. This is important since most devices today have a tapered rather than as abrupt oxide transition region. This will require changing the semi conductor oxide interface from the surface to a depth of approximately 4000 and then stair stepping the interface to the surface.
